An automated design methodology for yield aware analog circuit synthesis in submicron technology - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Sabyasachi Deyati, Pradip Mandal. An automated design methodology for yield aware analog circuit synthesis in submicron technology. In Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011, Santa Clara, California, USA, 14-16 March 2011. pages 229-235, IEEE, 2011. [doi]

This author has not been identified. Look up 'Sabyasachi Deyati' in GoogleThis author has not been identified. Look up 'Pradip Mandal' in Google

runs on WebDSL