Designing efficient accelerator of depthwise separable convolutional neural network on FPGA

Wei Ding, Zeyu Huang, Zunkai Huang, Li Tian, Hui Wang, Songlin Feng. Designing efficient accelerator of depthwise separable convolutional neural network on FPGA. Journal of Systems Architecture, 97:278-286, 2019. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.