An area efficient low power ECoG front-end chip for digitalized subdural grid - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Chenjie Dong, Han Jin, Ikhwan Kim, Chenyu Wang, Yajie Qin, Lirong Zheng. An area efficient low power ECoG front-end chip for digitalized subdural grid. In Yajie Qin, Zhiliang Hong, Ting-Ao Tang, editors, 12th IEEE International Conference on ASIC, ASICON 2017, Guiyang, China, October 25-28, 2017. pages 444-447, IEEE, 2017. [doi]

This author has not been identified. Look up 'Chenjie Dong' in GoogleThis author has not been identified. Look up 'Han Jin' in GoogleThis author has not been identified. Look up 'Ikhwan Kim' in GoogleThis author has not been identified. Look up 'Chenyu Wang' in GoogleThis author has not been identified. Look up 'Yajie Qin' in GoogleThis author has not been identified. Look up 'Lirong Zheng' in Google

runs on WebDSL