Fully parallel FPGA Implementation of an Artificial Neural Network Tuned by Genetic Algorithm

Etienne Dumesnil, Philippe-Olivier Beaulieu, Mounir Boukadoum. Fully parallel FPGA Implementation of an Artificial Neural Network Tuned by Genetic Algorithm. In 16th IEEE International New Circuits and Systems Conference, NEWCAS 2018, Montréal, QC, Canada, June 24-27, 2018. pages 365-369, IEEE, 2018. [doi]

Authors

Etienne Dumesnil

This author has not been identified. Look up 'Etienne Dumesnil' in Google

Philippe-Olivier Beaulieu

This author has not been identified. Look up 'Philippe-Olivier Beaulieu' in Google

Mounir Boukadoum

This author has not been identified. Look up 'Mounir Boukadoum' in Google