Fully parallel FPGA Implementation of an Artificial Neural Network Tuned by Genetic Algorithm

Etienne Dumesnil, Philippe-Olivier Beaulieu, Mounir Boukadoum. Fully parallel FPGA Implementation of an Artificial Neural Network Tuned by Genetic Algorithm. In 16th IEEE International New Circuits and Systems Conference, NEWCAS 2018, Montréal, QC, Canada, June 24-27, 2018. pages 365-369, IEEE, 2018. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.