Thomas H. Dunigan Jr., Jeffrey S. Vetter, Patrick H. Worley. Performance evaluation of the Cray X1 distributed shared memory architecture. In Proceedings of the 12th Annual IEEE Symposium on High Performance Interconnects, HOTIC 2004, August 22-24, 2004, Stanford, CA, USA. pages 20-25, IEEE, 2004. [doi]
No references recorded for this publication.
No citations of this publication recorded.