Power estimation technique for DSP architectures

Yaseer A. Durrani, Teresa Riesgo. Power estimation technique for DSP architectures. Digital Signal Processing, 19(2):213-219, 2009. [doi]

Authors

Yaseer A. Durrani

This author has not been identified. Look up 'Yaseer A. Durrani' in Google

Teresa Riesgo

This author has not been identified. Look up 'Teresa Riesgo' in Google