An FPGA run-time parameterisable Log-Normal Random Number Generator

Pedro Echeverría, David B. Thomas, Marisa López-Vallejo, Wayne Luk. An FPGA run-time parameterisable Log-Normal Random Number Generator. In Roger F. Woods, Katherine Compton, Christos-Savvas Bouganis, Pedro C. Diniz, editors, Reconfigurable Computing: Architectures, Tools and Applications, 4th International Workshop, ARC 2008, London, UK, March 26-28, 2008. Proceedings. Volume 4943 of Lecture Notes in Computer Science, pages 219-230, Springer, 2008. [doi]

Authors

Pedro Echeverría

This author has not been identified. Look up 'Pedro Echeverría' in Google

David B. Thomas

This author has not been identified. Look up 'David B. Thomas' in Google

Marisa López-Vallejo

This author has not been identified. Look up 'Marisa López-Vallejo' in Google

Wayne Luk

This author has not been identified. Look up 'Wayne Luk' in Google