Applying Logic Synthesis for Speeding Up SAT - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Niklas Eén, Alan Mishchenko, Niklas Sörensson. Applying Logic Synthesis for Speeding Up SAT. In João Marques-Silva, Karem A. Sakallah, editors, Theory and Applications of Satisfiability Testing - SAT 2007, 10th International Conference, Lisbon, Portugal, May 28-31, 2007, Proceedings. Volume 4501 of Lecture Notes in Computer Science, pages 272-286, Springer, 2007. [doi]

This author has not been identified. Look up 'Niklas Eén' in GoogleThis author has not been identified. Look up 'Alan Mishchenko' in GoogleThis author has not been identified. Look up 'Niklas Sörensson' in Google

runs on WebDSL