Low Power SER Tolerant Design to Mitigate Single Event Transients in Nanoscale Circuits

Praveen Elakkumanan, Kishan Prasad, Ramalingam Sridhar. Low Power SER Tolerant Design to Mitigate Single Event Transients in Nanoscale Circuits. J. Low Power Electronics, 1(2):182-193, 2005. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.