Partial reconfiguration of FPGA mapped designs with applications to fault tolerance and yield enhancement

John M. Emmert, Dinesh Bhatia. Partial reconfiguration of FPGA mapped designs with applications to fault tolerance and yield enhancement. In Wayne Luk, Peter Y. K. Cheung, Manfred Glesner, editors, Field-Programmable Logic and Applications, 7th International Workshop, FPL 97, London, UK, September 1-3, 1997, Proceedings. Volume 1304 of Lecture Notes in Computer Science, pages 141-150, Springer, 1997.

Authors

John M. Emmert

This author has not been identified. Look up 'John M. Emmert' in Google

Dinesh Bhatia

This author has not been identified. Look up 'Dinesh Bhatia' in Google