Equivalent circuit model extraction for interconnects in 3D ICs

A. Ege Engin. Equivalent circuit model extraction for interconnects in 3D ICs. In 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013, Yokohama, Japan, January 22-25, 2013. pages 1-6, IEEE, 2013. [doi]

Authors

A. Ege Engin

This author has not been identified. Look up 'A. Ege Engin' in Google