A 16-bit 2.0-ps Resolution Two-Step TDC in 0.18-µm CMOS Utilizing Pulse-Shrinking Fine Stage With Built-In Coarse Gain Calibration - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Ryuichi Enomoto, Tetsuya Iizuka, Takehisa Koga, Toru Nakura, Kunihiro Asada. A 16-bit 2.0-ps Resolution Two-Step TDC in 0.18-µm CMOS Utilizing Pulse-Shrinking Fine Stage With Built-In Coarse Gain Calibration. IEEE Trans. VLSI Syst., 27(1):11-19, 2019. [doi]

This author has not been identified. Look up 'Ryuichi Enomoto' in GoogleThis author has not been identified. Look up 'Tetsuya Iizuka' in GoogleThis author has not been identified. Look up 'Takehisa Koga' in GoogleThis author has not been identified. Look up 'Toru Nakura' in GoogleThis author has not been identified. Look up 'Kunihiro Asada' in Google

runs on WebDSL