Rachana Erra, James E. Stine. Power Reduction of Montgomery Multiplication Architectures Using Clock Gating. In 67th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2024, Springfield, MA, USA, August 11-14, 2024. pages 474-478, IEEE, 2024. [doi]
Abstract is missing.