Investigation and optimization of monolithic 3D logic circuits and SRAM cells considering interlayer coupling

Ming-Long Fan, Vita Pi-Ho Hu, Yin-Nien Chen, Pin Su, Ching-Te Chuang. Investigation and optimization of monolithic 3D logic circuits and SRAM cells considering interlayer coupling. In IEEE International Symposium on Circuits and Systemss, ISCAS 2014, Melbourne, Victoria, Australia, June 1-5, 2014. pages 1130-1133, IEEE, 2014. [doi]

Authors

Ming-Long Fan

This author has not been identified. Look up 'Ming-Long Fan' in Google

Vita Pi-Ho Hu

This author has not been identified. Look up 'Vita Pi-Ho Hu' in Google

Yin-Nien Chen

This author has not been identified. Look up 'Yin-Nien Chen' in Google

Pin Su

This author has not been identified. Look up 'Pin Su' in Google

Ching-Te Chuang

This author has not been identified. Look up 'Ching-Te Chuang' in Google