H. A. Farhat, H. Saidian. Testability profile estimation of VLSI circuits from fault coverage. In First Great Lakes Symposium on VLSI, 1991, Kalamazoo, MI, USA, March 1-2, 1991. pages 238-242, IEEE, 1991. [doi]
No references recorded for this publication.
No citations of this publication recorded.