Power Side-Channel Vulnerabilities of a RISC-V Cryptography Accelerator Integrated into CVA6 via Core-V eXtension Interface (CV-X-IF) - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Behnam Farnaghinejad, Davide Bellizia, Alessandra Dolmeta, Guido Masera, Antonio Porsia, Annachiara Ruospo, Stefano Di Carlo, Alessandro Savino, Ernesto Sánchez 0001. Power Side-Channel Vulnerabilities of a RISC-V Cryptography Accelerator Integrated into CVA6 via Core-V eXtension Interface (CV-X-IF). In IEEE International Test Conference, ITC 2025, San Diego, CA, USA, September 20-26, 2025. pages 233-242, IEEE, 2025. [doi]

This author has not been identified. Look up 'Behnam Farnaghinejad' in GoogleThis author has not been identified. Look up 'Davide Bellizia' in GoogleThis author has not been identified. Look up 'Alessandra Dolmeta' in GoogleThis author has not been identified. Look up 'Guido Masera' in GoogleThis author has not been identified. Look up 'Antonio Porsia' in GoogleThis author has not been identified. Look up 'Annachiara Ruospo' in GoogleThis author has not been identified. Look up 'Stefano Di Carlo' in GoogleThis author has not been identified. Look up 'Alessandro Savino' in GoogleThis author has not been identified. Look up 'Ernesto Sánchez 0001' in Google

runs on WebDSL