FPGA Technology Mapping for Power Minimization

Amir H. Farrahi, Majid Sarrafzadeh. FPGA Technology Mapping for Power Minimization. In Reiner W. Hartenstein, Michal ServĂ­t, editors, Field-Programmable Logic, Architectures, Synthesis and Applications, 4th International Workshop on Field-Programmable Logic and Applications, FPL 94, Prague, Czech Republic, September 7-9, 1994, Proceedings. Volume 849 of Lecture Notes in Computer Science, pages 66-77, Springer, 1994.

Authors

Amir H. Farrahi

This author has not been identified. Look up 'Amir H. Farrahi' in Google

Majid Sarrafzadeh

This author has not been identified. Look up 'Majid Sarrafzadeh' in Google