Optimal FPGA module placement with temporal precedence constraints

Sándor P. Fekete, Ekkehard Köhler, Jürgen Teich. Optimal FPGA module placement with temporal precedence constraints. In DATE. pages 658-667, 2001. [doi]

Abstract

Abstract is missing.