Exploiting Parity Computation Latency for On-Chip Crosstalk Reduction

Bo Fu, Paul Ampadu. Exploiting Parity Computation Latency for On-Chip Crosstalk Reduction. IEEE Trans. on Circuits and Systems, 57-II(5):399-403, 2010. [doi]

Authors

Bo Fu

This author has not been identified. Look up 'Bo Fu' in Google

Paul Ampadu

This author has not been identified. Look up 'Paul Ampadu' in Google