Exploiting Parity Computation Latency for On-Chip Crosstalk Reduction

Bo Fu, Paul Ampadu. Exploiting Parity Computation Latency for On-Chip Crosstalk Reduction. IEEE Trans. on Circuits and Systems, 57-II(5):399-403, 2010. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: