Haohuan Fu, Robert G. Clapp. Eliminating the memory bottleneck: an FPGA-based solution for 3d reverse time migration. In John Wawrzynek, Katherine Compton, editors, Proceedings of the ACM/SIGDA 19th International Symposium on Field Programmable Gate Arrays, FPGA 2011, Monterey, California, USA, February 27, March 1, 2011. pages 65-74, ACM, 2011. [doi]