Chimera: A co-simulation framework combining with gem5 and FPGA platform for efficient verification

Chao Fu, Zengshi Wang, Jun Han 0003. Chimera: A co-simulation framework combining with gem5 and FPGA platform for efficient verification. In 34th International Conference on Field-Programmable Logic and Applications, FPL 2024, Torino, Italy, September 2-6, 2024. pages 133-139, IEEE, 2024. [doi]

Authors

Chao Fu

This author has not been identified. Look up 'Chao Fu' in Google

Zengshi Wang

This author has not been identified. Look up 'Zengshi Wang' in Google

Jun Han 0003

This author has not been identified. Look up 'Jun Han 0003' in Google