Hardware transactional memory: A high performance parallel programming model

Chen Fu, Dongxin Wen, Xiaoqun Wang, Xiao-Zong Yang. Hardware transactional memory: A high performance parallel programming model. Journal of Systems Architecture, 56(8):384-391, 2010. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.