A Novel Methodology for Testing Hardware Security and Trust Exploiting On-Chip Power Noise Measurements (Extended Version)

Daisuke Fujimoto, Shivam Bhasin, Makoto Nagata, Jean-Luc Danger. A Novel Methodology for Testing Hardware Security and Trust Exploiting On-Chip Power Noise Measurements (Extended Version). IACR Cryptology ePrint Archive, 2016:522, 2016. [doi]

Abstract

Abstract is missing.