Low power and area SHA-256 hardware accelerator on Virtex-7 FPGA

Ali H. Gad, Seif Eldeen E. Abdalazeem, Omar A. Abdelmegid, Hassan Mostafa. Low power and area SHA-256 hardware accelerator on Virtex-7 FPGA. In 2nd Novel Intelligent and Leading Emerging Sciences Conference, NILES 2020, Giza, Egypt, October 24-26, 2020. pages 181-185, IEEE, 2020. [doi]

Abstract

Abstract is missing.