Design of Power, Area and Delay Optimized Direct Digital Synthesizer Using Modified 32-Bit Square Root Carry Select Adder

Raju Ganna, Shanky Saxena, Govind Singh Patel. Design of Power, Area and Delay Optimized Direct Digital Synthesizer Using Modified 32-Bit Square Root Carry Select Adder. Journal of Circuits, Systems, and Computers, 31(17), 2022. [doi]

Abstract

Abstract is missing.