A pseudo delay-insensitive timing model to synthesizing low-power asynchronous circuits

Oscar Garnica, Juan Lanchares, Román Hermida. A pseudo delay-insensitive timing model to synthesizing low-power asynchronous circuits. In DATE. pages 810, 2001. [doi]

Abstract

Abstract is missing.