Density Optimization for Analog Layout Based on Transistor-Array

Chao Geng, Bo Liu, Shigetoshi Nakatake. Density Optimization for Analog Layout Based on Transistor-Array. IEICE Transactions, 102-A(12):1720-1730, 2019. [doi]

Authors

Chao Geng

This author has not been identified. Look up 'Chao Geng' in Google

Bo Liu

This author has not been identified. Look up 'Bo Liu' in Google

Shigetoshi Nakatake

This author has not been identified. Look up 'Shigetoshi Nakatake' in Google