Swaroop Ghosh. Path to a TeraByte of on-chip memory for petabit per second bandwidth with < 5watts of power. In The 50th Annual Design Automation Conference 2013, DAC '13, Austin, TX, USA, May 29 - June 07, 2013. pages 145, ACM, 2013. [doi]
Abstract is missing.