Architectural Synthesis of Performance-Driven Multipliers with Accumulator Interleaving

Debabrata Ghosh, S. K. Nandy, P. Sadayappan, K. Parthasarathy. Architectural Synthesis of Performance-Driven Multipliers with Accumulator Interleaving. In DAC. pages 303-307, 1993. [doi]

Authors

Debabrata Ghosh

This author has not been identified. Look up 'Debabrata Ghosh' in Google

S. K. Nandy

This author has not been identified. Look up 'S. K. Nandy' in Google

P. Sadayappan

This author has not been identified. It may be one of the following persons: Look up 'P. Sadayappan' in Google

K. Parthasarathy

This author has not been identified. Look up 'K. Parthasarathy' in Google