Debabrata Ghosh, S. K. Nandy, P. Sadayappan, K. Parthasarathy. Architectural Synthesis of Performance-Driven Multipliers with Accumulator Interleaving. In DAC. pages 303-307, 1993. [doi]
No references recorded for this publication.
No citations of this publication recorded.