Retiming arithmetic datapaths using Timed Taylor Expansion Diagrams - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Daniel Gomez-Prado, Dusung Kim, Maciej J. Ciesielski, Emmanuel Boutillon. Retiming arithmetic datapaths using Timed Taylor Expansion Diagrams. In IEEE International High Level Design Validation and Test Workshop, HLDVT 2010, Anaheim, CA, USA, 10-12 June 2010. pages 33-39, IEEE, 2010. [doi]

This author has not been identified. Look up 'Daniel Gomez-Prado' in GoogleThis author has not been identified. Look up 'Dusung Kim' in GoogleThis author has not been identified. Look up 'Maciej J. Ciesielski' in GoogleThis author has not been identified. Look up 'Emmanuel Boutillon' in Google

runs on WebDSL