Low-power asynchronous digital pipeline based on mismatch-tolerant logic gates

Lizeth Gonzalez-Carabarin, Tetsuya Asai, Masato Motomura. Low-power asynchronous digital pipeline based on mismatch-tolerant logic gates. IEICE Electronic Express, 11(15):20140632, 2014. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.