Logic-on-logic partitioning techniques for 3-dimensional integrated circuits

Neela Gopi, Jeffrey Draper. Logic-on-logic partitioning techniques for 3-dimensional integrated circuits. In 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), Beijing, China, May 19-23, 2013. pages 789-792, IEEE, 2013. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.