Achieving near-MLD performance with soft information-set decoders implemented in FPGAs

Antonio Gortan, Ricardo P. Jasinski, Walter Godoy Jr., Volnei A. Pedroni. Achieving near-MLD performance with soft information-set decoders implemented in FPGAs. In 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2010, Kuala Lumpur, Malaysia, December 6-9, 2010. pages 312-315, IEEE, 2010. [doi]

Authors

Antonio Gortan

This author has not been identified. Look up 'Antonio Gortan' in Google

Ricardo P. Jasinski

This author has not been identified. Look up 'Ricardo P. Jasinski' in Google

Walter Godoy Jr.

This author has not been identified. Look up 'Walter Godoy Jr.' in Google

Volnei A. Pedroni

This author has not been identified. Look up 'Volnei A. Pedroni' in Google