Hardware Architecture Optimized for Iris Recognition

Kamil Grabowski, Andrzej Napieralski. Hardware Architecture Optimized for Iris Recognition. IEEE Trans. Circuits Syst. Video Techn., 21(9):1293-1303, 2011. [doi]

Abstract

Abstract is missing.