Time Constrained Verification of Analog Circuits using Model-Checking Algorithms

Darius Grabowski, Daniel Platte, Lars Hedrich, Erich Barke. Time Constrained Verification of Analog Circuits using Model-Checking Algorithms. Electronic Notes in Theoretical Computer Science, 153(3):37-52, 2006. [doi]

Abstract

Abstract is missing.