A 2-stage with 3-stack 1-tap DFE Sense Amplifier based on Dual Reference for High Speed & Low Power DRAM Interface

Yinchuan Gu, Chris Eom, Jake Jung, Brian Lee, Edwin Kim, Kanyu Cao. A 2-stage with 3-stack 1-tap DFE Sense Amplifier based on Dual Reference for High Speed & Low Power DRAM Interface. In Fan Ye, Ting-Ao Tang, editors, 14th IEEE International Conference on ASIC, ASICON 2021, Kunming, China, October 26-29, 2021. pages 1-4, IEEE, 2021. [doi]

Abstract

Abstract is missing.