Hierarchical computation of 3-D interconnect capacitance using direct boundary element method

Jiangchun Gu, Zeyi Wang, Xianlong Hong. Hierarchical computation of 3-D interconnect capacitance using direct boundary element method. In Proceedings of ASP-DAC 2000, Asia and South Pacific Design Automation Conference 2000, Yokohama, Japan. pages 447-452, ACM, 2000. [doi]

Authors

Jiangchun Gu

This author has not been identified. Look up 'Jiangchun Gu' in Google

Zeyi Wang

This author has not been identified. Look up 'Zeyi Wang' in Google

Xianlong Hong

This author has not been identified. Look up 'Xianlong Hong' in Google