Jean Pierre T. Habimana, Francis Sabado, Jia Di. Multi-threshold dual-spacer dual-rail delay-insensitive logic: An improved IC design methodology for side channel attack mitigation. In IEEE International Symposium on Circuits and Systems, ISCAS 2016, Montréal, QC, Canada, May 22-25, 2016. pages 750-753, IEEE, 2016. [doi]
No references recorded for this publication.
No citations of this publication recorded.