Simulation of physical faults in VLSI circuits

Ibrahim N. Hajj, Terry Lee. Simulation of physical faults in VLSI circuits. In 10th IEEE VLSI Test Symposium (VTS'92), 7-9 Apr 1992, Atlantic City, NJ, USA. pages 202-207, IEEE, 1992. [doi]

Abstract

Abstract is missing.