Power and performance analysis of 3D network-on-chip architectures

Bheemappa Halavar, Basavaraj Talawar. Power and performance analysis of 3D network-on-chip architectures. Computers & Electrical Engineering, 83:106592, 2020. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.