Logic-in-Memory VLSI circuit for Fully Parallel Nearest Pattern Matching Based on Floating-Gate-MOS Pass-Transistor Logic

Takahiro Hanyu, Shunichi Kaeriyama, Michitaka Kameyama. Logic-in-Memory VLSI circuit for Fully Parallel Nearest Pattern Matching Based on Floating-Gate-MOS Pass-Transistor Logic. Multiple-Valued Logic and Soft Computing, 11(5-6):619-632, 2005. [doi]

Authors

Takahiro Hanyu

This author has not been identified. Look up 'Takahiro Hanyu' in Google

Shunichi Kaeriyama

This author has not been identified. Look up 'Shunichi Kaeriyama' in Google

Michitaka Kameyama

This author has not been identified. Look up 'Michitaka Kameyama' in Google