Logic-in-Memory VLSI circuit for Fully Parallel Nearest Pattern Matching Based on Floating-Gate-MOS Pass-Transistor Logic

Takahiro Hanyu, Shunichi Kaeriyama, Michitaka Kameyama. Logic-in-Memory VLSI circuit for Fully Parallel Nearest Pattern Matching Based on Floating-Gate-MOS Pass-Transistor Logic. Multiple-Valued Logic and Soft Computing, 11(5-6):619-632, 2005. [doi]

Abstract

Abstract is missing.