FPGA Implementation of a Stereo Matching Processor Based on Window-Parallel-and-Pixel-Parallel Architecture - researchr publication

researchr

You are not signed in
Sign in
Sign up

Masanori Hariyama, Yasuhiro Kobayashi, Haruka Sasaki, Michitaka Kameyama. FPGA Implementation of a Stereo Matching Processor Based on Window-Parallel-and-Pixel-Parallel Architecture. IEICE Transactions, 88-A(12):3516-3522, 2005. [doi]

Abstract is missing.

runs on WebDSL