33.3 Via-Switch FPGA: 65nm CMOS Implementation and Architecture Extension for Al Applications - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Masanori Hashimoto, Xu Bai, Naoki Banno, Munehiro Tada, Toshitsugu Sakamoto, Jaehoon Yu, Ryutaro Doi, Yusuke Araki, Hidetoshi Onodera, Takashi Imagawa, Hiroyuki Ochi, Kazutoshi Wakabayashi, Yukio Mitsuyama, Tadahiko Sugibayashi. 33.3 Via-Switch FPGA: 65nm CMOS Implementation and Architecture Extension for Al Applications. In 2020 IEEE International Solid- State Circuits Conference, ISSCC 2020, San Francisco, CA, USA, February 16-20, 2020. pages 502-504, IEEE, 2020. [doi]

This author has not been identified. Look up 'Masanori Hashimoto' in GoogleThis author has not been identified. Look up 'Xu Bai' in GoogleThis author has not been identified. Look up 'Naoki Banno' in GoogleThis author has not been identified. Look up 'Munehiro Tada' in GoogleThis author has not been identified. Look up 'Toshitsugu Sakamoto' in GoogleThis author has not been identified. Look up 'Jaehoon Yu' in GoogleThis author has not been identified. Look up 'Ryutaro Doi' in GoogleThis author has not been identified. Look up 'Yusuke Araki' in GoogleThis author has not been identified. Look up 'Hidetoshi Onodera' in GoogleThis author has not been identified. Look up 'Takashi Imagawa' in GoogleThis author has not been identified. Look up 'Hiroyuki Ochi' in GoogleThis author has not been identified. Look up 'Kazutoshi Wakabayashi' in GoogleThis author has not been identified. Look up 'Yukio Mitsuyama' in GoogleThis author has not been identified. Look up 'Tadahiko Sugibayashi' in Google

runs on WebDSL