A Practical Gate Resizing Technique Considering Glitch Reduction for Low Power Design

Masanori Hashimoto, Hidetoshi Onodera, Keikichi Tamaru. A Practical Gate Resizing Technique Considering Glitch Reduction for Low Power Design. In DAC. pages 446-451, 1999. [doi]

Abstract

Abstract is missing.