Accelerating Low Bit-Width Deep Convolution Neural Network in MRAM

Zhezhi He, Shaahin Angizi, Deliang Fan. Accelerating Low Bit-Width Deep Convolution Neural Network in MRAM. In 2018 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2018, Hong Kong, China, July 8-11, 2018. pages 533-538, IEEE Computer Society, 2018. [doi]

Authors

Zhezhi He

This author has not been identified. Look up 'Zhezhi He' in Google

Shaahin Angizi

This author has not been identified. Look up 'Shaahin Angizi' in Google

Deliang Fan

This author has not been identified. Look up 'Deliang Fan' in Google