On the Impact of Replacing a Low-Speed Memory Bus on the Maxeler Platform, Using the FPGA's Configuration Infrastructure - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Karel Heyse, Dirk Stroobandt, Oliver Kadlcek, Oliver Pell. On the Impact of Replacing a Low-Speed Memory Bus on the Maxeler Platform, Using the FPGA's Configuration Infrastructure. In Diana Goehringer, Marco Domenico Santambrogio, João M. P. Cardoso, Koen Bertels, editors, Reconfigurable Computing: Architectures, Tools, and Applications - 10th International Symposium, ARC 2014, Vilamoura, Portugal, April 14-16, 2014. Proceedings. Volume 8405 of Lecture Notes in Computer Science, pages 85-96, Springer, 2014. [doi]

This author has not been identified. Look up 'Karel Heyse' in GoogleThis author has not been identified. Look up 'Dirk Stroobandt' in GoogleThis author has not been identified. Look up 'Oliver Kadlcek' in GoogleThis author has not been identified. Look up 'Oliver Pell' in Google

runs on WebDSL